

Integrated Device Technology, Inc.

HIGH-PERFORMANCE CMOS BUS TRANSCEIVERS

IDT54/74FCT861A/B
IDT54/74FCT863A/B

FEATURES:

- Equivalent to AMD's Am29861-64 bipolar registers in pinout/function, speed and output drive over full temperature and voltage supply extremes
- IDT54/74FCT861A/863A equivalent to FAST™ speed
- IDT54/74FCT861B/863B 25% faster than FAST**
- High-speed symmetrical bidirectional transceivers
- I_{OL} = 48mA (commercial) and 32mA (military)
- Clamp diodes on all inputs for ringing suppression
- CMOS power levels (1mW typ. static)
- TTL input and output level compatible
- CMOS output level compatible
- Substantially lower input current levels than AMD's bipolar Am29800 Series (5µA max.)
- Product available in Radiation Tolerant and Radiation Enhanced versions
- Military product compliant to MIL-STD-883, Class B

DESCRIPTION:


The IDT54/74FCT800 series is built using an advanced dual metal CMOS technology.

The IDT54/74FCT860 series bus transceivers provide high-performance bus interface buffering for wide data/address paths or buses carrying parity. The IDT54/74FCT863 9-bit transceivers have NAND-ed output enables for maximum control flexibility.


All of the IDT54/74FCT800 high-performance interface family are designed for high-capacitance load drive capability while providing low-capacitance bus loading at both inputs and outputs. All inputs have clamp diodes and all outputs are designed for low-capacitance bus loading in the high-impedance state.

FUNCTIONAL BLOCK DIAGRAMS

IDT54/74FCT861



IDT54/74FCT863



2610 drw 01

PRODUCT SELECTOR GUIDE

| Device | | |
|---------------|----------------|----------------|
| | 10-Bit | 9-Bit |
| Non-inverting | IDT54/74FCT861 | IDT54/74FCT863 |


The IDT logo is a registered trademark of Integrated Device Technology, Inc.
FAST is a trademark of National Semiconductor Co.

MILITARY AND COMMERCIAL TEMPERATURE RANGES


APRIL 1994

PIN CONFIGURATIONS

IDT54/74FCT861 10-BIT TRANSCEIVERS




DIP/CERPACK/SOIC
TOP VIEW




LCC
TOP VIEW

IDT54/74FCT863 9-BIT TRANSCEIVERS




DIP/CERPACK/SOIC
TOP VIEW




LCC
TOP VIEW

LOGIC SYMBOLS

IDT54/74FCT861



IDT54/74FCT863



PIN DESCRIPTION

| Name | I/O | Description |
|-----------------------|-----|---|
| IDT54/74FCT861 | | |
| \overline{OER} | I | When LOW in conjunction with \overline{OET} HIGH activates the RECEIVE mode. |
| \overline{OET} | I | When LOW in conjunction with \overline{OER} HIGH activates the TRANSMIT mode. |
| R_I | I/O | 10-bit RECEIVE input/output. |
| T_I | I/O | 10-bit TRANSMIT input/output. |
| IDT54/74FCT863 | | |
| OER_I | I | When LOW in conjunction with OET_I HIGH activates the RECEIVE mode. |
| OET_I | I | When LOW in conjunction with OER_I HIGH activates the TRANSMIT mode. |
| R_I | I/O | 9-bit RECEIVE input/output. |
| T_I | I/O | 9-bit TRANSMIT input/output. |

2610 tbl 01

FUNCTION TABLE⁽¹⁾

IDT54/74FCT861/863 (Non-inverting)

| Inputs | | | | Outputs | | Function |
|------------------|------------------|-------|-------|---------|-------|--------------|
| \overline{OET} | \overline{OER} | R_I | T_I | R_I | T_I | |
| L | H | L | N/A | N/A | L | Transmitting |
| L | H | H | N/A | N/A | H | Transmitting |
| H | L | N/A | L | L | N/A | Receiving |
| H | L | N/A | H | H | N/A | Receiving |
| H | H | X | X | Z | Z | High Z |

NOTE:

2610 tbl 02

1. H = HIGH, L = LOW, Z = High Impedance, X = Don't Care, N/A = Not Applicable.

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

| Symbol | Rating | Commercial | Military | Unit |
|----------------------|--------------------------------------|--------------|--------------|------|
| VTERM ⁽²⁾ | Terminal Voltage with Respect to GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| VTERM ⁽³⁾ | Terminal Voltage with Respect to GND | -0.5 to Vcc | -0.5 to Vcc | V |
| TA | Operating Temperature | 0 to +70 | -55 to +125 | °C |
| TBIAS | Temperature Under Bias | -55 to +125 | -65 to +135 | °C |
| TSTG | Storage Temperature | -55 to +125 | -65 to +150 | °C |
| PT | Power Dissipation | 0.5 | 0.5 | W |
| IOUT | DC Output Current | 120 | 120 | mA |

NOTES:

2610 tbl 03

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. No terminal voltage may exceed Vcc by +0.5V unless otherwise noted.
2. Inputs and Vcc terminals only.
3. Outputs and I/O terminals only.

CAPACITANCE (TA = +25°C, f = 1.0MHz)

| Symbol | Parameter ⁽¹⁾ | Conditions | Typ. | Max. | Unit |
|------------------|--------------------------|-----------------------|------|------|------|
| C _{IN} | Input Capacitance | V _{IN} = 0V | 6 | 10 | pF |
| C _{I/O} | I/O Capacitance | V _{OUT} = 0V | 8 | 12 | pF |

2610 tbl 04

1. This parameter is guaranteed by characterization but not tested.

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified: VLC = 0.2V, VHC = VCC – 0.2V

Commercial: TA = 0°C to +70°C, Vcc = 5.0V ± 5%; Military: TA = –55°C to +125°C, Vcc = 5.0V ± 10%

| Symbol | Parameter | Test Conditions ⁽¹⁾ | | Min. | Typ. ⁽²⁾ | Max. | Unit |
|--------------------------|---|---|----------------------------------|------|---------------------|--------------------|------|
| VIH | Input HIGH Level | Guaranteed Logic HIGH Level | | 2.0 | — | — | V |
| VIL | Input LOW Level | Guaranteed Logic LOW Level | | — | — | 0.8 | V |
| IIH (Except I/O pins) | Input HIGH Current (Except I/O pins) | VCC = Max. | VI = VCC | — | — | 5 | μA |
| | | | VI = 2.7V | — | — | 5 ⁽⁴⁾ | |
| IIL (Except I/O pins) | Input LOW Current (Except I/O pins) | VCC = Max. | VI = 0.5V | — | — | -5 ⁽⁴⁾ | μA |
| | | | VI = GND | — | — | -5 | |
| IIH (I/O pins Only) | Input HIGH Current (I/O pins Only) | VCC = Max. | VI = VCC | — | — | 15 | μA |
| | | | VI = 2.7V | — | — | 15 ⁽⁴⁾ | |
| IIL (I/O pins Only) | Input LOW Current (I/O pins Only) | VCC = Max. | VI = 0.5V | — | — | -15 ⁽⁴⁾ | |
| | | | VI = GND | — | — | -15 | |
| VIK | Clamp Diode Voltage | VCC = Min., IN = -18mA | | — | -0.7 | -1.2 | V |
| Ios | Short Circuit Current | VCC = Max. ⁽³⁾ , VO = GND | | -75 | -120 | — | mA |
| VOH | Output HIGH Voltage | VCC = 3V, VIN = VLC or VHC, IOH = -32μA | VHC | VCC | — | — | V |
| | | VCC = Min. | IOH = -300μA | VHC | VCC | — | |
| | | VIN = VIH or VIL | IOH = -15mA MIL. | 2.4 | 4.3 | — | |
| | | | IOH = -24mA COM'L. | 2.4 | 4.3 | — | |
| VOL | Output LOW Voltage | VCC = 3V, VIN = VLC or VHC, IOL = 300μA | — | GND | VLC | — | V |
| | | VCC = Min. | IOL = 300μA | — | GND | VLC ⁽⁴⁾ | |
| | | VIN = VIH or VIL | IOL = 32mA MIL. ⁽⁵⁾ | — | 0.3 | 0.5 | |
| | | | IOL = 48mA COM'L. ⁽⁵⁾ | — | 0.3 | 0.5 | |

NOTES:

- For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
- Typical values are at Vcc = 5.0V, +25°C ambient and maximum loading.
- Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.
- This parameter is guaranteed but not tested.
- These are maximum IOL values per output, for 10 outputs turned on simultaneously. Total maximum IOL (all outputs) is 480mA for commercial and 320mA for military. Derate IOL for number of outputs exceeding 10 turned on simultaneously.

2610 tbl 05

POWER SUPPLY CHARACTERISTICS

VLC = 0.2V; VHC = VCC – 0.2V

| Symbol | Parameter | Test Conditions ⁽¹⁾ | | Min. | Typ. ⁽²⁾ | Max. | Unit |
|------------------|--|---|--|------|---------------------|---------------------|------------|
| I _{CC} | Quiescent Power Supply Current | V _{CC} = Max. V _{IN} ≥ V _{HC} ; V _{IN} ≤ V _L C | | — | 0.2 | 1.5 | mA |
| ΔI _{CC} | Quiescent Power Supply Current TTL Inputs HIGH | V _{CC} = Max. V _{IN} = 3.4V ⁽³⁾ | | — | 0.5 | 2.0 | mA |
| I _{CCD} | Dynamic Power Supply Current ⁽⁴⁾ | V _{CC} = Max., Outputs Open O _{ER} or O _E T = GND One Input Toggling 50% Duty Cycle | V _{IN} ≥ V _{HC} V _{IN} ≤ V _L C | — | 0.15 | 0.25 | mA/ MHz |
| I _C | Total Power Supply Current ⁽⁶⁾ | V _{CC} = Max., Outputs Open f _i = 10MHz 50% Duty Cycle O _{ER} or O _E T = GND One Bit Toggling | V _{IN} ≥ V _{HC} V _{IN} ≤ V _L C (FCT) | — | 1.7 | 4.0 | mA |
| | | V _{CC} = Max., Outputs Open f _i = 2.5MHz 50% Duty Cycle O _{ER} or O _E T = GND Eight Bits Toggling | V _{IN} = 3.4V V _{IN} = GND | — | 2.0 | 5.0 | |
| | | | V _{IN} ≥ V _{HC} V _{IN} ≤ V _L C (FCT) | — | 3.2 | 6.5 ⁽⁵⁾ | |
| | | | V _{IN} = 3.4V V _{IN} = GND | — | 5.2 | 14.5 ⁽⁵⁾ | |

NOTES:

2610 tbl 06

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.

2. Typical values are at V_{CC} = 5.0V, +25°C ambient.

3. Per TTL driven input (V_{IN} = 3.4V); all other inputs at V_{CC} or GND.

4. This parameter is not directly testable, but is derived for use in Total Power Supply calculations.

5. Values for these conditions are examples of the I_{CC} formula. These limits are guaranteed but not tested.

6. I_C = I_{QUIESCENT} + I_{INPUTS} + I_{DYNAMIC}

I_C = I_{CC} + ΔI_{CCDHNT} + I_{CCD}(f_{CP}/2 + f_iN_i)

I_{CC} = Quiescent Current

ΔI_{CC} = Power Supply Current for a TTL High Input (V_{IN} = 3.4V)

DH = Duty Cycle for TTL Inputs High

N_T = Number of TTL Inputs at DH

I_{CCD} = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)

f_{CP} = Clock Frequency for Register Devices (Zero for Non-Register Devices)

f_i = Input Frequency

N_i = Number of Inputs at f_i

All currents are in millamps and all frequencies are in megahertz.

SWITCHING CHARACTERISTICS OVER OPERATING RANGE

| Symbol | Parameter | Condition ⁽¹⁾ | FCT861A/863A | | | | FCT861B/863B | | | | Unit | |
|--------------|---|--|---------------------|------|---------------------|------|---------------------|------|---------------------|------|------|--|
| | | | Com'l. | | Mil. | | Com'l. | | Mil. | | | |
| | | | Min. ⁽²⁾ | Max. | | |
| tPLH tPHL | Propagation Delay RI to TI or TI to RI FCT861/863 | CL = 50pF RL = 500Ω | 1.5 | 8.0 | 1.5 | 9.0 | 1.5 | 6.0 | 1.5 | 6.5 | ns | |
| | | CL = 300pF ⁽³⁾ RL = 500Ω | 1.5 | 15.0 | 1.5 | 17.0 | 1.5 | 13.0 | 1.5 | 14.0 | | |
| tPZH tPZL | Output Enable Time OET to TI or OER to RI | CL = 50pF RL = 500Ω | 1.5 | 12.0 | 1.5 | 13.0 | 1.5 | 8.0 | 1.5 | 9.0 | ns | |
| | | CL = 300pF ⁽³⁾ RL = 500Ω | 1.5 | 20.0 | 1.5 | 22.0 | 1.5 | 15.0 | 1.5 | 16.0 | | |
| tPHZ tPLZ | Output Disable Time OET to TI or OER to RI | CL = 5pF ⁽³⁾ RL = 500Ω | 1.5 | 9.0 | 1.5 | 9.0 | 1.5 | 6.0 | 1.5 | 7.0 | ns | |
| | | CL = 50pF RL = 500Ω | 1.5 | 10.0 | 1.5 | 10.0 | 1.5 | 7.0 | 1.5 | 8.0 | | |


NOTES:

1. See test circuits and waveforms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.
3. This condition guaranteed but not tested.

2610 tbl 07

TEST CIRCUITS AND WAVEFORMS

TEST CIRCUITS FOR ALL OUTPUTS



SWITCH POSITION

| Test | Switch |
|---|--------|
| Open Drain Disable Low Enable Low | Closed |
| All Other Tests | Open |


DEFINITIONS:

C_L = Load capacitance: includes jig and probe capacitance.


R_T = Termination resistance: should be equal to Z_{out} of the Pulse Generator.

2610 tbl 08


SET-UP, HOLD AND RELEASE TIMES




PULSE WIDTH



PROPAGATION DELAY



ENABLE AND DISABLE TIMES




2610 drw 03

NOTES:

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH
2. Pulse Generator for All Pulses: Rate $\leq 1.0\text{MHz}$; $t_f \leq 2.5\text{ns}$; $t_r \leq 2.5\text{ns}$

ORDERING INFORMATION



2610 drw 04